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[571 ABSTRACT 
The voltage rating of a bipolar transistor may be greatly 
extended while at the same time reducing its switching 
time by operating it in conjunction with FETs in a 
hybrid circuit. One FET is used to drive the bipolar 
transistor while the other FET is connected in series 
with the transistor and an inductive load. Both FETs 
are turned on or off by a single drive signal of load 
power, the second FET upon ceasing conduction, ren- 
dering one power electrode of the bipolar transistor 
open. Means provided to dissipate currents which flow 
after the bipolar transistor is rendered nonconducting. 
11 Claims, 4 Drawing Figures 
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HYBRID POWER SEMICONDUaOR SWITCH 
ORIGIN OF T H E  INVENTION 
The invention was made by a non-Government em- 
ployee who has assigned all rights in the invention to 
the Government. 
TECHNICAL F I E L D  
The invention relates to switches for controlling the 
current required by inductive loads and is directed more 
particularly to semiconductor switches for inductive 
loads. 
When bipolar transistor switches are used with induc- 
tive loads, sudden turn-off of the transistor by applying 
reverse bias to its base electrode causes reverse bias 
second breakdown. Accordingly, bipolar transistors 
used to switch inductive loads must be rated approxi- 
mately 50%, that is, the collector-emitter voltage must 
be no greater than 50% of the maximum allowable 
collector-base voltage. It is desirable to extend the volt- 
age rating of a bipolar transistor used as a switch as well 
as decreasing time required for it to turn off and turn on. 
Alternatively, the width of the bipolar transistor collec- 
tor may be reduced. 
BACKGROUNDART 
Some prior art circuits have extended the operating 
range of a bipolar switching transistor by connecting a 
second bipolar transistor in series with the collector- 
emitter current path of the switching transistor. While 
the second transistor can turn off to provide emitter 
open operation of the switching transistor, thereby ex- 
tending its voltage rating, the switching times of bipolar 
transistors are relatively long. Circuits have also been 
devised to decrease the switching time of bipolar tran- 
sistors. This has been accomplished by using field effect 
transistors (FETs) to provide drive current for the 
switching transistors. Of course, the voltage rating of 
the bipolar transistor is not extended with such an ar- 
rangement. 
Prior art reference patents are as follows: 
U.S. Pat. No. 3,716,723 to Heuner et a1 discloses two 
current carrying paths, each including a FET in series 
with a diode. The diodes are pulled to permit a node to 
be charged when one transistor is turned on and dis- 
charged when the other transistor is turned on. 
U.S. Pat. No. 4,042,836 to Compton et a1 discloses 
circuitry in which a FET acts as an off-on type switch 
and is controlled by a driver voltage applied to its gate 
electrode. The driver circuit includes means for rapidly 
switching the FET while drawing relatively low cur- 
rent in the off and on states. 
U S .  Pat. No. 3,970,869 to Coats, Jr. discloses a com- 
puter switching circuit including a FET and a diode 
connected between a pair of transistors. The second 
transistor is the switching device and is controlled by 
FET which, in turn, receives a signal from the first 
transistor. 
U.S. Pat. No. 4,296,336 to Skanadore discloses a bipo- 
lar switching transistor which is controlled by a second 
bipolar transistor. The patent teaches that the geometry 
of the transistor is such that the maximum distance 
between the base contact region and any point of the 
emitter is sufficiently small to prevent the degree of 
constriction of emitter current which will cause the 
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critical electrical field of the collector region to be 
exceeded. 
DISCLOSURE OF THE INVENTION 
In accordance with the present invention, an induc- 
tive load, the power electrodes of a bipolar transistor 
and the power electrodes of a FET are serially con- 
nected in the order named between a positive voltage 
and a negative voltage. The power electrodes of a sec- 
ond FET are connected between the load and the con- 
trol electrode of the bipolar transistor. Each of the 
FETs has a gate electrode and both of these electrodes 
are connected to a source of electrical switching control 
signals. 
Both FETs turn on when positive voltage is applied 
to their gates. The second FET provides turn-on cur- 
rent to the bipolar transistor rendering it conducting. 
When the positive voltage is removed from the re- 
spective gates of the FETs they turn off, the first FET 
establishing an open condition at the power electrode of 
the bipolar transistor connected to the first FET. A 
breakdown voltage device connected between negative 
supply voltage and the control electrode of the bipolar 
transistor discharges various capacitances of compo- 
nents and bypasses current around the first FET.  
BRIEF DESCRIPTION OF T H E  DRAWINGS 
The invention will be described with a respect to 
FIG. 1 is a schematic drawing of a semiconductor 
FIGS. 2,3, and 4 are waveshapes of various currents 
drawings in which 
switching circuit embodying the invention and 
and voltages in the circuit of FIG. 1. 
BEST MODE FOR CARRYING O U T  THE 
INVENTION 
Referring now to the circuit of FIG. 1, there is shown 
an NPN bipolar transistor Q1 having a collector elec- 
trode connected to a positive voltage through a resistor 
R and an inductor L which comprise an inductive load. 
A diode D is connected across the load to bypass cur- 
rent produced whenever current to the load is inter- 
rupted, as for example, by turn-off of the transistor Q1. 
An emitter electrode of transistor Q1 is connected to 
a source electrode of a FET 4 3 ,  a drain electrode of 
which is connected to a terminal 12 having thereon a 
voltage which is lower than or negative with respect to  
the voltage on terminal 11. The difference of potential 
between terminals 11 and 12 is provided by a D-C 
source (not shown) having a positive and a negative 
pole. To control the switching action of bipolar transis- 
tor Q1, a base electrode thereof is connected to a drain 
electrode of a FET 22, a source electrode of which is 
connected to the end of the inductive load common to 
the collector electrode of transistor Q1. 
A load current path for the load is completed by 
providing a FET 4 3  having a source electrode con- 
nected to the emitter electrode of transistor Q1 and 
having a drain electrode connected to the terminal 12 
with the lower electric potential. Thus, when the bipo- 
lar transistor Q1 and the FET Q3 are rendered conduct- 
ing, current will flow from terminal 11 through induc- 
tor L, resistor R, the collector-emitter path of transistor 
Q1, and the source-drain path of FET 4 3  to terminal 12. 
Each of the FETs Q2 and 4 3  includes a gate elec- 
trode which will cause the respective FET to conduct 
when its gate receives a positive voltage. Either of the 
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FETs 4 2  or 43 will continue to conduct as long as the 
positive voltage is maintained on its gate. 
To the end that FETs 4 2  and 43 ,  together with the 
bipolar transistor Q1 will be rendered simultaneously 
conducting, the gate electrode of FET 4 2  and the gate 
electrode of FET 43 are both connected through re- 
spective leads 13 and 14 to a gate drive source 15. Gate 
drive source 15 provides positive rectangular pulses 
which are applied through the gate electrodes of FETs 
4 2  and 43. The pulses are preferably rectangular but 
may be of other shapes such as portions of a sine wave. 
Accordingly, it will be seen that FETs 4 2  and 43 both 
conduct during the existence of the positive pulse. Con- 
sequently, Q1 which is driven by FET 4 2  conducts in 
current flows through L and R. When the pulse termi- 
nates FETs 4 2  and 43 ,  together with the bipolar tran- 
sistor, Q1 will be rendered nonconducting to interrupt 
the load current. 
At the end of each drive pulse, when FETs 4 2  and 
43 are rendered nonconducting, the emitter electrode 
of transistor Q1 is put in an emitter open condition. This 
advantageously extends the voltage rating of the bipolar 
transistor because the collector-base breakdown volt- 
age is typically greater than and may be as much as 
twice the collector-emitter sustaining voltage. Also, 
there is a reduction of storage time and fall time by a 
factor as great as two in most cases. However, there is 
now no path for the collector-base current which will 
continue to flow for a time ranging from a few hundred 
nanoseconds to a few microseconds, depending upon 
the type of bipolar transistor utilized. Also, the capaci- 
tance between the electrodes of FET 4 2  must be dis- 
charged when the FET is rendered nonconducing. 
To provide a path for collector-base current when 
transistor Q1 turns off and to discharge the capacitance 
of FET 4 2  a zener diode voltage breakdown device Z 
is connected between the drain electrode of FET Q2 
and the terminal 12 which is also connected to the drain 
electrode of FET 43. The zener diode Z allows current 
to flow from terminal 12 to the drain electrode of tran- 
sistor 4 2  and, when the collector-base emitter voltage 
of transistor Q1 becomes sufficiently great, breaks down 
to allow the collector-base emitter current to flow to 
terminal 12. 
Referring now to FIG. 2, there is shown a wave 
shape of the gate current supplied to the gate electrodes 
of FETs 4 2  and 43. A current pulse 16 occurs at T1 to 
render FETs Q2 and 43 conducting while a current 
pulse 17 renders them nonconducting. 
FIG. 3 is a wave shape illustrating the base current of 
transistor Q1 wherein a pulse of current flowing into the 
base renders Q1 conducting at time T1. Current pulse 
19 represents the current flow from collector to base of 
transistor Q1 when it is rendered nonconducting at time 
T2. Current pulse 19 represents the current surge re- 
quired to discharge the gate capacitance of FETs Q 2  
and Q3 when Q1 turns on or off and is the only apprecia- 
ble current to flow in the base circuit of Ql. Line 20 
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indicates that the base current of transistor QI is advan- 60 
tageously proportional to current flow through that 
transistor. 
In FIG. 4, there is shown a preferred rectangular 
pulse having a leading edge 21 at time T1 and a trailing 
edge 22 at time T 2  with a flat top 23. This rectangular 65 
pulse is positive so that positive voltage is applied to the 
gate electrodes of FETs Q2 and 43 between time T1 
and T2 to maintain conduction. At time T2 the negative 
4 
going trailing edge 22 of the rectangular pulse renders 
FETs 4 2  and 43 nonconducting. 
It will be understood that at time T 2  a negative volt- 
age may be applied briefly to the gate electrodes of 
FETs 4 2  and 43 to insure their turnoff. Furthermore, 
the negative voltage may be maintained for a predeter- 
mined length of time to insure that random noise pulses 
do not affect the nonconducting state of FETs Q2 and 
43 .  
From the foregoing it will be seen that there is pro- 
vided a hybrid switching circuit including a bipolar 
transistor and FETs which can be switched on and off 
much faster than a bipolar transistor alone. Addition- 
ally, the power electrodes of one of the transistors are in 
series with the power electrodes of the bipolar transis- 
tor to produce an emitter open condition on the bipolar 
transistor to take advantage of its high collector-base 
breakdown voltage. Furthermore, the gate drive cir- 
cuitry for the FETs is very simple and is required to 
provide only a very low level of power to render the 
FETs and the bipolar transistor conducting. As an alter- 
native to extending the operating range of transistor QI  
its collector width can be reduced. This not only re- 
duces turn-off time but reduces the size of the transistor 
chip allowing more transistors to fit on a wafer. 
It will be understood that changes and modifications 
may be made to the above-described circuit without 
departing from the spirit and scope of the invention, as 
set forth in the claims appended hereto. 
I claim: 
1. A switching circuit for an inductive load energized 
a bipolar transistor having first and second power 
electrodes and a control electrode; 
a first field effect transistor (FET) having first and 
second power electrodes and a gate electrode; 
means for connecting the power electrodes of the 
bipolar transistor and the first FET serially with 
the load cross the d-c source; 
a second F E T  having first and second power elec- 
trodes and a gate electrode, said first and second 
power electrodes being connected between the 
first power electrode and the control electrode of 
the bipolar transistor; 
gate drive means connected to the gate electrodes of 
both FETs and providing rectangular voltage 
pulses thereto, the FETs being in a conductive 
state during the existence of any positive rectangu- 
lar pulse whereby load current passes through the 
load, the bipolar transistor and the first FET,  the 
second F E T  applying a control signal to the con- 
trol electrode of the bipolar transistor. 
2. The switching circuit of claim 1 and including a 
voltage breakdown device connected between the con- 
trol electrode of the bipolar transistor and the d-c 
source, the voltage breakdown device being poled to 
block current flow away from the control electrode of 
the bipolar transistor until a predetermined voltage is 
applied to the breakdown device. 
3. The circuit of claim 2 wherein the voltage break- 
down device is a zener diode. 
4. The circuit of claim 1 and including in said gate 
drive means for applying a negative voltage to the gate 
electrodes of the FETs at the end of each rectangular 
pulse. 
5. The circuit of claim 1 wherein the gate drive means 
provides rectangular pulses which are alternately posi- 
from a d-c source, said switching circuit comprising: 
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tive and negative, the positive pulses corresponding to 
the time in which the load is supplied with current. 
6. The circuit of claim 1 and including a diode con- 
netted across the load and Poled to Pass current away 
from the bipolar transistor. 
from a d-c source and comprising: 
tion on the bipolar transistor and elimination of its 
base current drive to render it non-conducting. 
8. The circuit of claim 7 and including bypass means 
for passing current from the base electrode of the bipo- 
5 lar transistor to the second polarity of the d-c source 
when the collector-base voltage exceeds a predeter- 
mined value. 
a voltage breakdown 
polarity of the d-c source. 
7. A switching circuit for an inductive load energized 
a bipolar transistor having collector base and emitter 
electrodes, the collector electrode connected to  a 
first polarity Of the d-c 
inductive load; 
9. The circuit of claim 8 wherein the bypass is 
connected between the 
Of the lo gate electrode of the bipolar transistor and the second 
10. The circuit of claim 7 wherein said first switch is 
ter electrode of the bipolar transistor, a drain electrode 
a gate electrode connected to the means for simulta- 
means for simultaneously closing or opening said first neously Opening Or said and second 
switches. 
11. The circuit of claim 7 wherein said second switch 
is a FET having a source electrode connected to the 
load, a drain electrode connected to the base electrode 
of the bipolar transistor and a gate electrode connected 
to the means for simultaneously opening or closing said 
by 
a first switch connected between the emitter elec- 
trode Of the transistor and a second polarity a FET having a electrode connected to the emit- of the d-c source; 
a second switch connected between the inductive 15 
load and the base electrode of the bipolar transis- connected to the second polarity Of the d-c Source and 
tor; 
and second switches in accordance with current 
requirements of the load, the closing of the first 20 
switch providing a load current path from the emit- 
ter of the bipolar transistor to the second polarity 
of the  d-c source, the closing of said second switch 
providing current to the base electrode of the bipo- 
lar transistor causing it to switch on, the opening of 25 first and second switches. 
said switches establishing an emitter open condi- * * * * *  
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